Search Jobs

Refine Results

Nokia Networks Recruitment 2018

Sort by:
  • Date
  • Relevance
Sorry, currently we don’t have any active jobs posted by - Nokia Networks!<br>However, you might find similar jobs of your interest in Semiconductors / Electronics Industry.
Mulya Consulting 6-11 yrs Bengaluru
Keyskills:
system verilog, soc, ip, audio, video, image processing, video processing...
Job Description: Candidate must have the ability to multi-task, thus ensuring timely completion of several complex ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 5-10 yrs Bengaluru
Keyskills:
Physical design, STA, SSTA, Static Timing Analysis, CTS, Cadence, Synopsys,...
Job Description: Hands on experience on the entire PD Flow from Netlist to GDSII(Floorplanning, Power Planning, Placement ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 3-8 yrs Bengaluru, Hyderabad, Noida
Keyskills:
layout design, memory, memory integration, 16nm, 14nm, finfet, DRC, LVS...
Job Description: Strong knowledge of ultra-deep sub-micron layout design related challenges and good understanding of DFM ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 3-8 yrs Bengaluru
Keyskills:
Standard cell Charactarization, ADC, DAC, PLL, Clock Genrator, Analog, GPIO...
Job Description: Good written, verbal communication & data analysis skills;Experience in leading R&D and future ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 3-8 yrs Bengaluru
Keyskills:
analog layout, drc, lvs, calibre, cadence virtuoso, cmos...
Job Description: The candidate must have at least 3-8 years of relevant experience;The candidate must have a B.E ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 7-12 yrs Bengaluru
Keyskills:
asic verification, systemc, Sv, UVM, System Verilog, c, c++, IOT, SOC, IP...
Job Description: He/She must have the ability to multi-task, thus ensuring timely completion of several complex ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 5-10 yrs Bengaluru
Keyskills:
C, C++, Linux, QT, Python, GNU Make, Embedded Software, GIT, Misra, Cygwin,...
Job Description: - Minimum of 5 years of C/C++ in embedded, real-time software environment (SoC ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 3-8 yrs Bengaluru, Noida
Keyskills:
memory design, sram, memory characterization, custon cirsuit...
Job Description: Experience of advanced custom circuit implementations;Direct experience with the most advanced ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 5-10 yrs Delhi NCR, Bengaluru, Hyderabad
Keyskills:
PNR, Physical Design, Floorplan, Floor Planning, Placement, Perl, TCL...
Job Description: Hands on experience with Implementation (PnR & Signoff) of multimillion gate SoC designs in cutting ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 7-10 yrs Bengaluru, Delhi NCR
Keyskills:
memory design, sram, memory characterization, compiler automation...
Job Description: The Memory Design and Characterization candidate should have strong experience in timing/power/leakage/fu ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today

What do you have to say about your employer? 1000s of job seekers want to know!

powered by AMBITION BOX

Mulya Consulting 10-17 yrs Hyderabad, Guntur, Noida
Keyskills:
Physical design, STA, SSTA, Static Timing Analysis, CTS, Cadence, Synopsys,...
Job Description: Hands on experience with Implementation (Synthesis, PnR & Signoff) of multimillion gate SoC designs ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 7-11 yrs Bengaluru, Ahmedabad
Keyskills:
Verilog, VHDL, FPGA Design, RTL Design, RTL Coding, ASIC Design...
Job Description: Experience in Digital module micro-architecture and design;Good knowledge of Synthesis, STA and DFT ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 9-14 yrs Bengaluru
Keyskills:
physical design, sta, ssta, static timing analysis, cts, cadence, synopsys,...
Job Description: Successful candidate will have the opportunity to work on various SoCs across the globe and learn all ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 10-18 yrs Bengaluru
Keyskills:
memory design, sram, memory characterization, compiler automation...
Job Description: The Memory Design and Characterization candidate should have strong experience in timing/power/leakage/fu ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 6-10 yrs Bengaluru, Kolkata, Hubli
Keyskills:
dft, atpg, jtag, vhdl, sta, vlsi, DFT architecture, MBIST...
Job Description: It is a preferred semiconductor design service partners to multiple Fortune 500 companies in the ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 9-14 yrs Bengaluru
Keyskills:
verilog, rtl coding, asic design, static timing analysis, digital design...
Job Description: - 8-20 years of ASIC RTL Design experience and Verilog/System Verilog proficiency;- Experience with ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 9-14 yrs Bengaluru
Keyskills:
verilog, rtl coding, asic design, static timing analysis, digital design...
Job Description: - 8-20 years of ASIC RTL Design experience and Verilog/System Verilog proficiency;- Experience with ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 8-13 yrs Hyderabad, Bengaluru
Keyskills:
project management, pmp, Program Manager, ASIC, Serdes, IP, VLSI
Job Description: Experience :Should have at least 4-6 years of Design and development experience in VLSI and at least 4 ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , Today
Mulya Consulting 7-12 yrs Bengaluru
Keyskills:
dft, scan, ATPG, MBIST, Genus, Modus, TFT, IDDQ, AECQ100, Bscan, JTAG, ATE,...
Job Description: Experience in working on critical time-bound projects is a big plus;Experience in planning scan chains, ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , 1 day ago
Mulya Consulting 3-7 yrs Bengaluru
Keyskills:
SoC Verification, System Verilog, UVM, GLS, PHY, SERDES, Ethernet, c++...
Job Description: * The engineer should have experience in writing test plan, creating & enhancing verification ...
Not disclosed
Posted by Mr. M.Udaya Bhaskar , 1 day ago
Featured Job Hot Job Preferred Employer Premium Job Crawled Job Photo Inside Presentation Inside

Includes 89 jobs in Featured Companies

I agree to the Terms and Conditions