1-50 of 447
Physical Design Engineer Jobs
Sort by:
- Date
- Relevance
gds, drc, lvs, asic, physical design, tcl, vlsi, eco, RTL
DFT, Digital Design, Timing Closure, Perl, Analog Design, IC Design...
Experience with physical design methodologies and TCL/perl/python scripting is required;Tech with 4-8 years IC design experience specifically ...
digital design, analog design, ic design, drc, lvs, rtl coding, asic...
DRC/LVS verification experience with full chip layouts using physical verification tools;Experience using static timing, signal integrity and ...
Timing Closure, Primetime, Static Timing Analysis, STA, Physical Design...
Hands-on experience of working on technology nodes like 28nm, 20nm, 14nm,10nm;Good understanding of deep submicron parasitic effects, crosstalk ...
drc, lvs, physical design, physical verification, dfm, design verification,...
Experience in working at lower nodes like 14nm, 10nm, 7nm etc;Experience in working with PnR tools (Cadence Innovus, Atoptech, Synopsys ICC) is ...
STA, Static Timing Analysis, ASIC Synthesis, Physical Design...
Hands-on experience of working on technology nodes like 28nm, 20nm, 14nm,10nm;Good understanding of deep submicron parasitic effects, crosstalk ...
PNR, Timing Closure, STA, RTL Design, ASIC, Synthesis, Perl...
In general, he or she should view CAD quality as not simply an isolated signoff step, but as an overall strategy that involves understanding and ...
PNR, Timing Closure, Physical Design, Floorplan, DRC, Floor Planning...
- Expertise in analyzing and converging on crosstalk delay, noise glitch, and electrical rules in deep- sub micron processes required ...
Physical Design Engineer, STA, Netlist, GDS, Physical Design, RTL to GDSII,...
- Should be able to provide clear directions to the team wrt PNR issues Drive methodology with help of local and external CAD/EDA teams for ...
physical design, pnr, synopsys, eda tools, design engineering...
Experience in low-power management techniques;At least 3yrs PNR experience of large digital ICs;Experience of 3D Graphics would be beneficial ...
physical design, pnr, synopsys, eda tools, design engineering...
Experience in low-power management techniques;At least 3yrs PNR experience of large digital ICs;Experience of 3D Graphics would be beneficial ...
Physical Design, DRC, STA, Floor Planning, Physical Verification, TCL, Perl...
- A good understanding of layout DRC rules & concepts and device identification concepts;- Experience in 16nm and smaller process nodes is a ...
Not a member as yet ?
Register now to apply to these jobs
ASIC Physical Design Engineer, Perl, Python, PnR...
Must have good communication & problem solving skills;Have hands-on experience in latest sub-micron technologies below 20nm;Experience in ...
ASIC Physical Design Engineer, Perl, Python...
Must have good communication & problem solving skills;Have hands-on experience in latest sub-micron technologies below 20nm;Experience in ...
Design Engineering, Physical Design, Primary Skills, digital phy design...
Willingness to deliver high Quality Code in strict timelines is a must ...
Physical Design Engineer, Physical Design, Perl, Python, TCL, CAD...
Experience with version control software (e.g;Highly motivated, self-starter with good interpersonal skills;Bachelors degree in Electrical or ...
Physical Design, DRC, STA, Floor Planning, Physical Verification, TCL, Perl...
- A good understanding of layout DRC rules & concepts and device identification concepts;- Experience in 16nm and smaller process nodes is a ...
pnr, primetime, drc, lvs, physical verification, synopsys...
A good understanding of electrical, timing and reliability issues in deep sub micron circuit design;Knowledge of and/or experience with industry ...
Static Timing Analysis, Physical Verification, Physical Design...
Should also have good experience handling multi-million hierarchical designs, along with the sign-off checks, EM/IR, XTalk and DFM;Candidate ...
Physical design, SOC, Floor planning, Physical verification, Timing closure...
Physical Design, Floorplan, Timing Closure, Placement, TCL...
This job involves good written and verbal skills;Technically sound & good team player;Preferred Tool experience on Synopsys ICC or SoC ...
Physical Design, STA, Physical Verification, Design Engineering...
- You have full chip tapeout experience based on 28nm/16nm and lower technologies;- You have 11-20 years of hands-on experience in Physical ...
netlist, finfet, gdsii, 7 nm, 14nm, 28 nm, physical design, floorplanning...
PNR, DRC, Floorplan, Physical Design, Timing Closure, STA...
Should have worked on latest technologies - 28 nm,16 nm,7 nm;Handon experience with Place and Route Tools (Synopsys - ICC,Cadence - Innovus/Encou ...
What do you have to say about your employer? 1000s of job seekers want to know!
powered by AMBITION BOX
Timing Closure, DRC, LVS, Physical Verification, Floor Planning...
- Experience in working with analog IP, hard and soft macros and delivering hierarchical design projects;- This position requires at least B.E/B. ...
" ; Physical Design" ; AND pnr OR STA NOT Recruit
Physical verification experience with Innovus/calibre/DRC,LVS;Physical design experience with ICC/PnR/STA/ ICC OR "Netlist to GDSII ...
Static Timing Analysis, Physical Verification, Physical Design...
Should also have good experience handling multi-million hierarchical designs, along with the sign-off checks, EM/IR, XTalk and DFM;Should have ...
Physical Design Engineer, PHY IP, RTL to GDS, RTL, IP designs, synthesis...
Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, ...
Timing Closure, Physical Design, Floor Planning, Physical Verification...
3 to 8 years of overall experience required;Knowledge of tcl and perl scripting is a must;Should have a strong sense of urgency;Should have good ...
Timing Closure, STA, Physical Design, PNR, DRC, Primetime, LVS...
CPU/GPU/memory controller/ddr or other high speed units experience;10-15 years of professional experience in the semiconductor industry;Must be ...
Physical design, Signal integrity, Physical verification, Timing closure...
timing closure, sta, physical design, pnr, drc, primetime, lvs...
CPU/GPU/memory controller/ddr or other high speed units experience;12-15 years of professional experience in the semiconductor industry;Must be ...
Physical Design, Design Engineering, Problem Solving, SoC implementation...
Experience in working to deadlines whilst maintaining high standards;Experience in working to deadlines whilst maintaining high standards ...
PNR, Timing Closure, Physical Design, DRC, LVS, STA, Physical Verification,...
- Should have good exposure to high frequency design convergence and exposure to physical design methodology;- Well versed with the level timing ...
Floorplan, Physical Design, Physical Verification, STA, Synthesis...
Have hands-on experience in latest sub-micron technologies below 20nm;Good Exposure to Physical Verification Process;Good Exposure to STA, Power ...
PNR, Timing Closure, Physical Design, STA, DRC, Floor Planning...
- Should be able to provide clear directions to the team wrt PNR issues Drive methodology with help of local and external CAD/EDA teams for ...
PNR, ASIC Design, Floorplan, Floor Planning, DRC, LVS...
Must have good communication & problem solving skills;Have hands-on experience in latest sub-micron technologies below 20nm;Experience in ...
Physical Design, DRC, Floor Planning, LVS, STA, Placement, Synopsys...
Candidate is expected to have expertise in either Cadence or Synopsys flows and should be capable of executing block or full chip level tasks ...
Physical Design, DRC, LVS, STA, Timing Closure, PNR, Perl, TCL, C, Synopsys
Work in advanced technology nodes as listed above at GHz speeds required developing deep technical knowledge in one or more of ...
DRC, LVS, Physical Design, Physical Verification, STA, Cadence...
5+ years of hands on experience in physical design of high performance design with frequencies > 2 ...
Physical Design Engineer, Physical Design, Floor plan, STA, Synopsys tool...
Good ASIC design and problem-solving skills are a must;The candidate should be experienced in exploring Floor plan options, thorough with STA, ...
Physical Design, DRC, LVS, Floor Planning, Physical Verification, STA...
PNR, Timing Closure, Physical Design, DRC, Timing Analysis, LVS, STA...
Notice : Should be willing to join in 45 days max;- Prior experience with 28nm or lower technology nodes is desired;- Good understanding of ...
physical design, timing analysis, floor planning, design engineering, cloud...
Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, ...
Static Timing Analysis, Physical Design, Floor Planning...
Must have specialized SoC implementation knowledge plus broader technical knowledge that facilitates more integrative thinking;Experience: 8 to ...
Physical design, Floor planning, Physical verification, Timing closure...
PNR, ASIC Design, Floorplan, Floor Planning, DRC, LVS...
Must have good communication & problem solving skills;Have hands-on experience in latest sub-micron technologies below 20nm;Experience in ...
PNR, ASIC Design, Floorplan, Floor Planning, DRC, LVS...
Must have good communication & problem solving skills;Have hands-on experience in latest sub-micron technologies below 20nm;Experience in ...
Physical Design, Mobile Computing, Cloud Computing, Design Engineering...
Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, ...
Physical Design, Mobile Computing, Cloud Computing, Design Engineering...
Experience in floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, ...
Featured Job Hot Job Preferred Employer Premium Job Crawled Job Photo Inside Presentation Inside
-or-
Max 2MB, doc, docx, rtf, pdf
We will create your profile