ASIC Design Verification Engineer


3 to 8 yrs. Bengaluru / Bangalore
Posted on 30 Jan 2018

Job Description

• As a Design engineer should be able to develop design specs, HDL based RTL
• Strong knowledge on Digital design concepts with RTL implementation (Verilog/VHDL)
• Experience with FPGA/ASIC tool flows for Logic Synthesis, STA and Frontend Design.
• Expertise in RTL top level integration and should have excellent debugging skills.
• As a Verification engineer Working on full chip Verification and OVM/UVM Methodology,
• System Verilog is a must with 3+ years of work experience,
• Worked on passing test cases, test benches, Building environment.
• Good knowledge of Functional coverage using HVL language features or assertions a plus.
• Good in concepts of code coverage and Functional coverage.
• Strong domain knowledge on PCI/PCIe Verification /Ethernet MAC/DDR/PHY
• Knowledge to develop required script to complete verification using Perl, Shell or Python was preferable


Job Posted by

bindu HR Executive ATRIA LOGIC pvt ltd Bengaluru / Bangalore


IEIL has taken all reasonable steps to ensure that information on this site is authentic. Applicants are advised to research bonafides of advertisers independently. IEIL shall not have any responsibility in this regard. We also recommend that you visit Security Guidelines and Terms and Conditions for more comprehensive information on this aspect.