ASIC Design Verification Engineer

Sivaltech Pvt. Ltd.

3 to 8 yrs. Bengaluru / Bangalore , Hyderabad / Secunderabad
Posted on 04 Jul 2017

Job Description

Minimum 3 years of experience in Design Verification
Working experience in IP / SoC verification
Should have the expertise to develop block level / system level verification environments using System Verilog and UVM / OVM
Experience  to develop BFMs / Checkers / monitors / Scoreboards
Should have developed block/system level verification plans and tests. Should have the capability to debug test failures to find the root cause.
Should have worked on code / functional coverage.
Experience in constrained random testing is a plus.
Experience in PCIe / Ethernet / DDR / USB / Bluetooth protocols will be PLUS
Knowledge of scripting languages like Perl, Tcl


Job Posted by

Seema BR Technical Recruiter Sivaltech Pvt. Ltd. Bengaluru / Bangalore


IEIL has taken all reasonable steps to ensure that information on this site is authentic. Applicants are advised to research bonafides of advertisers independently. IEIL shall not have any responsibility in this regard. We also recommend that you visit Security Guidelines and Terms and Conditions for more comprehensive information on this aspect.