Physical Design , STA, Physical verification, IR Drop

BlackPepper Technologies

3 to 8 yrs. Bengaluru / Bangalore
Posted on 18 Sep 2014

Job Description

job Responsibility:

Block/Chip level floorplanning, partitioning, timing budget generation, powerplanning, top PnR, CTS, block integration and ECO generation.

Block level implementation from netlist to GDS

Handling timing closure of high frequency blocks

Handling blocks of high instance counts 1M instance and above

Expertise in Floorplan, Placement & Routing, signoff closure Timing with SI and OCV, Power, IR and Physical Verification at both block and chip level

Understanding constraints and fixing techniques

Understanding SI prevention, fixing methodology and implementation

Proficient in layout edit techniques

Proficient in Synopsys ICC (preferred) or Mentor Olympus and Atoptech tool set.

Experience in Design Automation and UNIX system.

Keyskills

ASIC Physical DesignASIC Physical Design EngineerASIC ICCTCL Perl Synthesis AOCVGDSTcl / TkUNIX Asic Physical Design Asic Physical Design Engineer Asic ICC tcl Synthesis sta

Job Posted by

ashok Associate Recruiter BlackPepper Technologies Bengaluru / Bangalore

756 Followers

IEIL has taken all reasonable steps to ensure that information on this site is authentic. Applicants are advised to research bonafides of advertisers independently. IEIL shall not have any responsibility in this regard. We also recommend that you visit Security Guidelines and Terms and Conditions for more comprehensive information on this aspect.