Urgent Opening For Design Verification Engineers in Chennai


3 to 8 yrs. Chennai
Posted on 09 May 2014

Job Description

3+ years experience in Chip and block level verification, using UVM/Vera/SV/NTB.
Experience in DV architecture, test plan environment setup, simulation, and coverage analysis and closure for full chip or major block.

Link to Job: https://jobsearch.naukri.com/job-listings-Verification-Engineer-for-a-Reputed-MNC-LanceSoft-India-Pvt-Ltd--Chennai-3-to-8-years-100214001932?id=&f=-100214001932


Job Posted by

Pooja Agarwal Lead - Talent Acquisition LanceSoft India Pvt Ltd Bengaluru / Bangalore


IEIL has taken all reasonable steps to ensure that information on this site is authentic. Applicants are advised to research bonafides of advertisers independently. IEIL shall not have any responsibility in this regard. We also recommend that you visit Security Guidelines and Terms and Conditions for more comprehensive information on this aspect.